Low Voltage Supervisory Circuits with DEVICES Watchdog and Manual Reset in 5-Lead SOT-23

Preliminary Technical Data

ADM6821–ADM6825

FEATURES

Precision low voltage monitoring down to 1.8 V 9 reset threshold options: 1.58 V to 4.63 V 140 ms (min) reset timeout Watchdog timer with 1.6s timeout Manual reset input **Reset output stages Push-pull active-low Open-drain active-low** Push-pull active-high Low power consumption (3 µA) Guaranteed reset output valid to V_{cc} = 1 V Power supply glitch immunity Specified from -40°C to +125°C 5-lead SOT-23 package **APPLICATIONS Microprocessor systems** Computers

Controllers Intelligent instruments Portable equipment

GENERAL DESCRIPTION

The ADM6821–ADM6825 are supervisory circuits that monitor power supply voltage levels and code execution integrity in microprocessor-based systems. As well as providing power on reset signals, an on-chip watchdog timer can reset the microprocessor if it fails to strobe within a preset timeout period. A reset signal can also be asserted by means of an external push-button, through a manual reset input. The parts feature different combinations of watchdog input, manual reset

input and output stage configuration, as shown in table 1.

Each part is available in a choice of nine reset threshold options ranging from 1.58 V to 4.63 V. The reset and watchdog timeout periods are fixed at 140 ms (min) and 1.6s (typ), respectively.

The ADM6821–ADM6825 are available in 5-lead SOT-23 packages and typically consume only 3 μ A, making them suitable for use in low power portable applications.

Part No.	Watshday Timer	Manual Reset	Output Stage		
Part No.	No. Watchdog Timer Manual Reset		RESET	RESET	
ADM6821	Yes	Yes	-	Push-Pull	
ADM6822	Yes	Yes	Open-Drain	-	
ADM6823	Yes	Yes	Push-Pull	-	
ADM6824	Yes	-	Push-Pull	Push-Pull	
ADM6825	-	Yes	Push-Pull	Push-Pull	

Table 1. Selection Table

Rev. PrB

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




TABLE OF CONTENTS

Specifications	3
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configurations And Functional Descriptions	6
Typical Performance Characteristics	7
Circuit Description	9
Reset Output	9
Manual Reset Input	9

REVISION HISTORY

Revision 0: Initial Version

Watchdog Input9
Application Information10
Watchdog Input Current 10
Negative-Going V_{CC} Transients
Ensuring Reset Valid to $V_{CC} = 0 V_{$
Watchdog Software Considerations
Outline Dimensions11
ORDERING GUIDE11

SPECIFICATIONS

Table 1. $V_{CC} = 4.5 V$ to 5.5 V for ADM682_L/M, $V_{CC} = 2.7 V$ to 3.6 V for ADM682_T/S/R, $V_{CC} = 2.1 V$ to 2.75 V for ADM682_Z/Y, $V_{CC} = 1.53 V$ to 2.0 V for ADM682_W/V, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
UPPLY					
Vcc Operating Voltage Range	1		5.5	V	$T_A = 0^{\circ}C$ to $+85^{\circ}C$
	1.2			V	$T_A = -40^{\circ}C$ to 125°C
Supply Current		10	20	μΑ	WDI and \overline{MR} unconnected, V _{CC} =5.5V
		7	16	μΑ	WDI and \overline{MR} unconnected, V _{cc} =3.6V
RESET THRESHOLD VOLTAGE					
ADM682_L	4.50	4.63	4.75	V	
				V	
ADM682_M	4.25	4.38	4.50	V	
				V	
ADM682_T	3.00	3.08	3.15	V	
				V	
ADM682_S	2.85	2.93	3.00	V	
	2.55	2.62	2 70	V	
ADM682_R	2.55	2.63	2.70	V	
1011602 7	2.25	२ २२	2 20	V	
ADM682_Z	2.25	2.32	2.38	V	
ADM682_Y	2.13	2.19	2.25	V V	
	2.15	2.19	2.25	V	
ADM682_W	1.62	1.67	1.71	v	
ADM682_V	1.52	1.58	1.62	v	
RESET THRESHOLD TEMPERATURE COEFFICIENT		60		ppm/°C	
RESET THRESHOLD HYSTERESIS		10		mV	
RESET TIMEOUT PERIOD	140	200	280	ms	
/cc TO RESET DELAY		40		μs	$V_{TH} - V_{CC} = 100 \text{mV}$
RESET Output Voltage					
VOL			0.3	V	$V_{CC} >= 1V$, $I_{SINK} = 50 \mu A$
			0.3	V	$V_{CC} >= 1.2V$, $I_{SINK} = 100 \mu A$
			0.3	V	V _{CC} >=2.55V, I _{SINK} = 1.2mA
			0.4	V	$V_{CC}>=4.25V, I_{SINK}=3.2mA$
VOH	$0.8 \times V_{CC}$			V	$V_{CC} >= 1.8V$, $I_{SOURCE} = 200 \mu A$
	$0.8 \times V_{CC}$			V	$V_{CC} >= 3.15V, I_{SOURCE} = 500 \mu A$
RESET Output leakage Current	0.8 × V _{CC}		1	V μA	$V_{CC} \ge 4.75V$, $I_{SOURCE} = 800\mu A$ RESET not asserted
RESET Output Voltage				μ	RESET HOLASSEITED
VOL			0.3	v	$V_{CC} >= 1.8V, I_{SINK} = 500 \mu A$
			0.3	V	$V_{CC} >= 1.0V$, $I_{SINK} = 500\mu A$ $V_{CC} >= 3.15V$, $I_{SINK} = 1.2mA$
			0.3	V	$V_{CC} >= 4.75V$, $I_{SINK} = 1.211A$ $V_{CC} >= 4.75V$, $I_{SINK} = 3.2mA$
VOH	$0.8 \times V_{CC}$		5.1	V	$V_{CC} > = 1V$, $I_{SOURCE} = 1\mu A$
	$0.8 \times V_{CC}$			v	$V_{CC} > = 1.5V$, $I_{SOURCE} = 100 \mu A$
	0.8 × Vcc			v	$V_{CC} >= 2.55V$, $I_{SOURCE} = 500 \mu A$
	$0.8 \times V_{CC}$			v	$V_{CC} >= 4.25V$, $I_{SOURCE} = 800 \mu A$
WATCHDOG INPUT (ADM6821/2/3/4)					
Watchdog Timeout Period	1.12	1.6	2.40	s	

ADM6821-ADM6825

Preliminary Technical Data

Parameter		Тур	Max	Unit	Test Conditions/Comments	
WDI Pulse Width	50			ns	$V_{IL} = 0.4 V$, $V_{IH} = 0.8 \times V_{CC}$	
WDI Input Threshold						
VIL			$0.3 \times V_{CC}$	V		
V _{IH}	$0.7 \times V_{CC}$	2		V		
WDI Input Current		120	160	μΑ	$V_{WDI} = V_{CC}$, time average	
	-20	-15		μΑ	$V_{WDI} = 0$, time average	
MANUAL RESET INPUT (ADM6821/2/3/5)						
MR Input Threshold			$0.3 \times V_{CC}$	V		
	$0.7 \times V_{CC}$	2		V		
MR Input Pulse Width				μs		
MR Glitch Rejection		100		ns		
MR Pull-up Resistance	25	52	75	kΩ		
MR to Reset Delay		200		ns		

ABSOLUTE MAXIMUM RATINGS

Table 2. $T_A = 25^{\circ}$ C, unless otherwise noted

Tuble 2. TA = 25 °C, unless other wise noted						
Parameter	Rating					
V _{cc}	–0.3 V to +6 V					
Output Current (RESET, RESET)	20 mA					
Operating Temperature Range	-40°C to +125°C					
Storage Temperature Range	-65°C to +150°C					
θ_{JA} Thermal Impedance	270°C/W					
Lead Temperature						
Soldering (10 sec)	300°C					
Vapor Phase (60 sec)	215℃					
Infrared (15 sec)	220°C					

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS AND FUNCTIONAL DESCRIPTIONS




Figure 4. ADM6824 Pin Configuration

Figure 5. ADM6825 Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Name	Description			
1	RESET	Active-Low Reset Output. Asserted whenever V_{CC} is below the reset threshold, V_{TH} .			
	(ADM6822/ADM6823/ADM6824/	Open-Drain Output Stage for ADM6822.			
	ADM6825)	Push-Pull Output Stage for ADM6823/ADM6824/ADM6825.			
	RESET (ADM6821)	Active-High, Push Pull Reset Output			
2	GND	Ground			
3	MR	Manual Reset Input. This is an active-low input which, when forced low for at least 1 µs,			
	(ADM6821/ADM6822/ADM6823)	generates a reset.			
		Features a 52 k Ω internal pull-up.			
	RESET (ADM6824/ADM6825)	Active-High Push-Pull Reset Output.			
4	WDI	Watchdog Input. Generates a reset if the voltage on the pin remains low or high for the			
	(ADM6821/ADM6822/ADM6823/	duration of the watchdog timeout. The timer is cleared if a logic transition occurs on this			
	ADM6824)	pin or if a reset is generated.			
	MR (ADM6825)	Manual Reset Input.			
5	V _{cc}	Power Supply Voltage Being Monitored.			

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Supply Current vs. Temperature




Figure 9. Normalized Watchdog Timeout Period vs. Temperature




Figure 7. Normalized RESET Timeout Period vs. Temperature




Figure 8. V_{CC} to RESET Output Delay vs. Temperature




Figure 10. Normalised RESET Threshold vs. Temperature




Figure 11.Maximum V_{cc} Transient Duration vs. RESET Threshold Overdrive

ADM6821-ADM6825




Figure 12. Voltage Output Low vs. ISINK




Figure 13. Voltage Output High vs. ISOURCE

CIRCUIT DESCRIPTION

The ADM6821/2/3/4/5 provide microprocessor supply voltage supervision by controlling the microprocessor's reset input. Code-execution errors are avoided during power-up, powerdown, and brownout conditions by asserting a reset signal when the supply voltage is below a preset threshold and by allowing supply voltage stabilization with a fixed-timeout reset pulse after the supply voltage rises above the threshold. In addition, problems with microprocessor code execution can be monitored and corrected with a watchdog timer (ADM6821/2/3/4). By including watchdog strobe instructions in microprocessor code, a watchdog timer can detect if the microprocessor code breaks down or becomes stuck in an infinite loop. If this happens, the watchdog timer asserts a reset pulse that restarts the microprocessor in a known state. If the user detects a problem with the system's operation, a manual reset input is available (ADM6821/2/3/5) to reset the microprocessor by means of an external push-button, for example.

RESET OUTPUT

The ADM6821/3 feature an active-low, push-pull reset output while the ADM6822 features an active-low open drain reset output. The ADM6824/5 feature dual active-low and active-high push-pull reset outputs. For active-low and active-high outputs, the reset signal is guaranteed to be logic low and logic high respectively for $V_{\rm CC}$ down to 1 V.

The reset output is asserted when $V_{\rm CC}$ is below the reset threshold ($V_{\rm TH}$), when $\overline{\rm MR}$ is driven low or when WDI is not serviced within the watchdog timeout period ($t_{\rm WD}$). Reset remains asserted for the duration of the reset active timeout period ($t_{\rm RP}$) after $V_{\rm CC}$ rises above the reset threshold, after $\overline{\rm MR}$ transitions from low-to-high, or after the watchdog timer times out. Figure 14 illustrates the behavior of the reset outputs.




Figure 14. Reset Timing Diagram

MANUAL RESET INPUT

The ADM6821/2/3/5 feature a manual reset input ($\overline{\text{MR}}$) which, when driven low, asserts the reset output. When $\overline{\text{MR}}$ transitions from low to high, reset remains asserted for the duration of the reset active timeout period before deasserting. The $\overline{\text{MR}}$ input has a 52 k Ω internal pull-up so that the input is always high when unconnected. An external push-button switch can be connected between $\overline{\text{MR}}$ and ground so that the user can generate a reset. Debounce circuitry is integrated on-chip for this purpose. Noise immunity is provided on the $\overline{\text{MR}}$ input and fast, negative-going transients of up to 100 ns (typ) are ignored. A 0.1 μ F capacitor between $\overline{\text{MR}}$ and ground provides additional noise immunity.

WATCHDOG INPUT

The ADM6821/2/3/4 feature a watchdog timer which monitors microprocessor activity. A timer circuit is cleared with every low-to-high or high-to-low logic transition on the watchdog input pin (WDI), which detects pulses as short as 50 ns. If the timer counts through the preset watchdog timeout period (t_{WD}), reset is asserted. The microprocessor is required to toggle the WDI pin to avoid being reset. Failure of the microprocessor to toggle WDI within the timeout period therefore indicates a code execution error, and the reset pulse generated restarts the microprocessor in a known state.

In addition to logic transitions on WDI, the watchdog timer is also cleared by a reset assertion due to an undervoltage condition on V_{CC} or \overline{MR} being pulled low. When reset is asserted, the watchdog timer is cleared and does not begin counting again until reset deasserts. The watchdog timer can be disabled by leaving WDI floating or by three-stating the WDI driver.




Figure 15. Watchdog Timing Diagram

APPLICATION INFORMATION watchdog input current

In order to minimize watchdog input current (and minimize overall power consumption), leave WDI low for the majority of the watchdog timeout period. When driven high, WDI can draw as much as 160 μ A. Pulsing WDI low-high-low at a low duty cycle reduces the effect of the large input current. When WDI is unconnected, a window comparator disconnects the watchdog timer from the reset output circuitry so that reset is not asserted when the watchdog timer times out.

NEGATIVE-GOING Vcc TRANSIENTS

To avoid unnecessary resets caused by fast power supply transients, the ADM6821/2/3/4/5 are equipped with glitch rejection circuitry. The typical performance characteristic in **Error! Reference source not found.** plots $V_{\rm CC}$ transient duration versus the transient magnitude. The curves show combinations of transient magnitude and duration for which a reset is not generated for 4.63 V and 2.93 V reset threshold parts. For example, with the 2.93 V threshold, a transient that goes 100 mV below the threshold and lasts 8 µs typically does not cause a reset, but if the transient is any bigger in magnitude or duration, a reset is generated. An optional 0.1 µF bypass capacitor mounted close to $V_{\rm CC}$ provides additional glitch rejection.

ENSURING RESET VALID TO V_{cc} = 0 V

Both active-low and active-high reset outputs are guaranteed to be valid for V_{CC} as low as 1V. However, by using an external resistor with push-pull configured reset outputs, valid outputs for V_{CC} as low as 0 V are possible. For an active-low reset output, a resistor connected between RESET and ground pulls the output low when it is unable to sink current. For the active-high case, a resistor connected between RESET and V_{CC} pulls the output high when it is unable to source current. A large resistance such as 100 k Ω should be used so that it does not overload the reset output when V_{CC} is above 1 V.




Figure 16. Ensuring Reset Valid to $V_{CC} = 0 V$

WATCHDOG SOFTWARE CONSIDERATIONS

In implementing the microprocessor's watchdog strobe code, quickly switching WDI low-high and then high-low (minimizing WDI high time) is desirable for current consumption reasons. However, a more effective way of using the watchdog function can be considered.

A low-high-low WDI pulse within a given subroutine prevents the watchdog timing out. However, if the subroutine becomes stuck in an infinite loop, the watchdog could not detect this because the subroutine continues to toggle WDI. A more effective coding scheme for detecting this error involves using a slightly longer watchdog timeout. In the program that calls the subroutine, WDI is set high. The subroutine sets WDI low when it is called. If the program executes without error, WDI is toggled high and low with every loop of the program. If the subroutine enters an infinite loop, WDI is kept low, the watchdog times out, and the microprocessor is reset.





Figure 17. Watchdog Flow Diagram



OUTLINE DIMENSIONS




Figure 19. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5) Dimensions shown in millimeters

ORDERING GUIDE

1

Table 4. ADM6821/2/3/4/5 Ordering Guide




Figure 2. Ordering Code Structure

Model ^{1,2}	Reset Threshold (V)	Reset Timeout (ms)	Temperature Range	Quantity	Package Type	Branding
ADM6823TYRJZ-RL7	3.08	140	-40°C to +125°C	3k	RJ-5	NOC
ADM6823SYRJZ-RL7	2.93	140	–40°C to +125°C	3k	RJ-5	NOC

¹ Complete the ordering code by inserting the part number and reset threshold suffixes from Table 4.

¹ Contact Sales for the availability of nonstandard models.

^{© 2005} Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. PR04535-0-3/05(PrB)



www.analog.com